

FIG. 1 - Prior Art




FIG. 2 - Prior Art $CLK_{OUT} = (M/D) * CLK_{IN}$




FIG. 3
programmable logic device 10




FIG. 4
DCM - low jitter digital frequency synthesizer 30




FIG. 5
DCM - low jitter digital frequency synthesizer 30





FIG. 6 $CLK_{OUT} = (M/D)^* CLK_{IN}$






FIG. 8




FIG. 9




FIG. 10




FIG. 11
error value generation module
38




FIG. 12
synchronizer




FIG. 13
overflow detect




FIG. 14
tap/trim/ tweak adjust for tapped
delay line 40




FIG. 15
tap/trim/ tweak adjust for tapped
delay line 40